

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor: TZU YU WANG) Confirmation No. 1061
Serial No: 10/656,224) Art Unit: 2823
Filed: September 8, 2003) Examiner: Brook Kebede
Title: METHOD FOR SUPPRESSING BORON PENETRATION BY IMPLANTATION IN P+ MOSFETS)))

SUBMISSION OF REVOCATION OF POWER OF ATTORNEY AND GRANT OF POWER OF ATTORNEY

Assistant Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Applicants hereby submit the attached Revocation of Power of Attorney and Grant of Power of Attorney in the above-identified application. Should there be any questions with respect to this submission a representative of the Patent Office is requested to contact the undersigned.

Respectfully submitted,

Registration No. 44,615

TZU YU WANG

Date: February 10, 2005

By:

Poh C. Chua

SHAW PITTMAN LLP 1650 Tysons Boulevard McLean, VA 22102-4859

703-770-7900

PCC/lrhj

Customer No. 28970



PATENT Customer No. 28970

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Patent Application and Patent Numbers:

See attached "Schedule A"

REVOCATION OF POWER OF ATTORNEY AND GRANT OF NEW POWER OF ATTORNEY

The undersigned, a representative authorized to sign on behalf of the assignee owning all of the interest in the listed and pending patent applications and issued patents on the attached sheet (Schedule A), hereby revokes all previous powers of attorney or authorization of agent granted in these patents before the date of execution hereof and appoints all the attorneys associated with Customer Number 28970.

Correspondence in this matter should be directed to:

Yitai Hu SHAW PITTMAN LLP 1650 Tysons Boulevard McLean, Virginia 22102 Telephone: (703) 770-7900 Fax (703) 770-7901

FEB 1 0 2005 55

SCHEDULE A

R FILING DAT	E TO CHARLETTILE CHARLES TO	PATENT NUMBER	ISSUE DATE:
	Ono Interpoly Dielectric Flor Flash	to the second of	
]	
9/10/2002		6 777 764	8/17/2004
10,10,2002		0,111,104	0/1//2004
8/29/2002		6 677 266	1/12/2004
0/20/2002		0,011,200	1/13/2004
8/29/2002		6 760 057	7/0/0004
0/23/2002	- Cell	0,700,237	7/6/2004
	Apparatus and Mothod for		·
5/1/2003		6 707 000	07/0004
3/1/2003	Trinbling Durning Cell Over Erase	0,787,860	9/7/2004
	Protection Lawer to Decise to Landan		
2/10/2002			
2/19/2002	Capaina Mathad for EEDBOM	6,5/3,1//	6/3/2003
E/04/0000			
3/2 1/2002		6,639,839	10/28/2003
			·
0/04/0000			
3/21/2002		6,555,844	4/29/2003
0.10.4.10.000			
3/21/2002		6,498,377	12/24/2002
			•
3/21/2002		6,551,879	4/22/2003
7/2/2002		6,677,199	1/13/2004
4/26/2002	Plugs From Corrosion	6,703,301	3/9/2004
7/19/2002		6,759,267	7/6/2004
1.			
8/9/2002		6,788,602	9/7/2004
•	•		
5/17/2004		N/A	NA .
	Neural Network for Determining		
6/21/2002	the Endpoint in a Process	N/A	NA
	Photoresist Pump Dispense		
3/14/2003	Detection System	N/A	NA
	Cleaning Systems With Monitaring		
5/16/2003	Functions	N/A	NA
6/23/2003	Peer Version Control System	N/A	NA
9/23/2003		N/A	NA
	Elimination of the Fast-Erase		
12/12/2003	1	N/A	NA
			· · · · · · · · · · · · · · · · · · ·
12/10/2003	1-	N/A	NA
	Endpoint Detection in		
	ILIUDONI Delection in		
	Manufacturing Semi-Conductor		
	9/10/2002 8/29/2002 8/29/2002 5/1/2003 2/19/2002 5/21/2002 3/21/2002 3/21/2002 7/2/2002 4/26/2002 7/19/2002 5/17/2004 6/21/2002 3/14/2003 5/16/2003 6/23/2003 9/23/2003	Method for Removing Fences Without Reduction of Ono Film Thickness Programming A Flash Memory Cell Apparatus and Method for Inhibiting Dummy Cell Over Erase Protection Layer to Prevent Under- Layer Damage During Deposition Sensing Method for EEPROM Refresh Scheme Semiconductor Device with Minimal Short-Channel Effects and Low Bit-Line Resistance Sonos Component Having High Dielectric Property Method for Forming An Oxide Layer on a Nitride Layer Structure for Preventing Salicide Bridging and Method Thereof Method of Preventing Tungsten Plugs From Corrosion Method for Forming A Phase Change Memory Memory Device and Operation Thereof Method for Forming A Phase Change Memory Neural Network for Determining the Endpoint in a Process Photoresist Pump Dispense Detection System Cleaning Systems With Monitaring Functions 6/23/2003 Peer Version Control System Elimination of the Fast-Erase Pheonomena in Flash Memory Cleaning Method Using Ozone DI Process	Ono Interpoly Dielectric Flor Flash Memory Cells and Method for Fabricating The Same Using a Single Wafer Low Temperature Deposition Process 6,777,764 Method for Removing Fences Without Reduction of Ono Film Thickness 6,677,255 Programming A Flash Memory Cell Over Erase 6,787,860 Protection Layer to Prevent Under-Layer Damage During Deposition 6,573,177 Sensing Method for EEPROM 8,639,839 Semiconductor Device with Minimal Short-Channel Effects and Low Bit-Line Resistance 6,555,844 Sonos Component Having High Dielectric Property 6,498,377 Method for Forming An Oxide Layer on a Nitride Layer G.,651,879 Structure for Preventing Salicide Bridging and Method Thereof 6,677,199 Method of Preventing Tungsten Plugs From Corrosion 6,703,301 Method for Forming A Phase Change Memory N/A Neural Network for Determining the Endpoint in a Process N/A Photoresist Pump Dispense Detection System N/A 6/23/2003 Peer Version Control System N/A Elimination of the Fast-Erase 12/10/2003 Process N/A

SERIAL NUMBE	R FILING DAT	EI 建设设施设施,TITLE设施等等。	PATENT NUMBER	ISSUE DATE
		Program/Erase Method for P-		
		Channel Charge Trapping Memory		
10/857,866	6/2/2004	Device	N/A	NA
·	·	Method for Reducing Dimensions		
40/4CE 0E0	6/20/2002	_	N/A	INA .
10/465,852	6/20/2003	between Patterns on a Hardmask	IN/A	NA ·
		Method for Reducing Dimensions		
10/739,049	12/19/2003	Between Patterns on a Photoresist	N/A	NA
		Structure for Preventing Salicide		
10/673,359	9/30/2003	Bridging and Method Thereof	N/A	NA
		Non-Volatile Memory Cell and		
10/873,142	1/14/2004	Operating Method	N/A	NA
		Memory Device With Built-In Error-		
10/237,082	6/2/2003	Correction Capabilities	N/A .	NA
		Memory Device With Built-In Error-		
10/449,590	6/2/2003	Correction Capabilities	N/A	NA
		Semi-Conductor Device With		
		Minimal Short-Channel Effects and		
10/361,681	2/11/2003	Low Bit-Line Resistance	N/A	NA
		Method of Forming a Polysilicon	,	
		Layer Compressing		
10/715,558	11/19/2003	Microcrystalline Grains	N/A	NA
10/414,048	4/16/2003	ONO Dielectric for Memory Cells	N/A	NA
		Method of Integrating The		1.
		Fabrication Process for Integrated		
10/418,121	4/18/2003	Circuits and Mem Devices	N/A	NA ·
		Method for Controlling a Butterfly		
10/387,487	3/14/2003	Valve	N/A	NA
10/653,892	9/4/2003	A Non-Volatile Flash Memory	N/A	NA
		Fabrication Method of Sub-		
	1.4.4.0.0000	Resolution Pitch for Integrated	18174	l l
10/703,453	11/10/2003	Circuits	N/A	NA
		Method for Reducting Dimensions		
09/978,546	10/18/2001	Between Patterns on a Photoresist	N/A	NA
09/9/0,040	10/10/2001	Method for Eliminating Standing	IN/A	
10/177,145	6/24/2002	Waves in a Photoresist Profile	N/A	NA.
10/1//,140	0/24/2002	Method for Detecting Solvent		100
		Leakage During Manufacture of a		
10/241,486	9/12/2002	Semi-Conductor Device	N/A	NA
10/241,400	0/12/2002	Memory Device and Method of		10/1
10/223,327	8/20/2002	Manufacturing The Same	N/A	NA
		Method of Fabricating ONO		
		Dielectric for Non-Volatile		1
10/376,225	3/3/2003	Memories	N/A	NA I
		Method of Forming An Embedded	· · · · · · · · · · · · · · · · · · ·	
10/387,488	3/14/2003	ROM	N/A	NA
		Defect Reduction Using Pad		
	1	1- 2.22	I .	NA

SERIAL NUMBER	FILING DATE	AND THE SECOND	PATENT NUMBER	ISSUE DATE
		Method of Preventing Over-Erase		
•		of Memory Devices		
		Method for Eliminating Standing		
10/176,061	6/21/2002	Waves in a Photoresist Profile	N/A	NA
		Self-Aligned Patterning in Dual		
10/076,630	2/19/2002	Damascene Process	N/A	NA
		Method for Forming Tungsten		
	,	Plugs to Prevent Corrosion		
10/137,406	5/3/2002	Complexity	N/A	NA
		Method for Forming Self-Aligned		
10/186,892	7/2/2002	Salicides	N/A	NA
		Method for Reduced Photoresist	****	
10/210,032	8/2/2002	Usage	N/A	NA
		Method of Forming Self-Aligned		
10/403,060	4/1/2003	Contracts	N/A	NA
		Method for Suppressing Boron		
		Penetration by Implantation in P*		
10/656,224	9/8/2003	Mosfets	N/A	NA
		Non-Volatile Memory Cell and		
10/756,777	1/14/2004	Operating Method	N/A	NA
-		Sub-90nm Space and Hole		-
	*	Patterning Using 248nm		
		Lithography with Plasma-		
60/390,183	6/21/2002	Polymerization Coating	N/A	NA
		Method for Eliminating Polycide		
		Voids Through Nitrogen		
		Implantation	N/A	NA
		Method for Reducing Dimensions		
10/465,848	6/20/2003	Between Patterns on a Photomask	N/A	NA
· · · · · · · · · · · · · · · · · · ·		Method of Modulating Threshold		
10/417,105	4/17/2003	Voltage of a Mask ROM	N/A	NA
		Method for Forming Shallow		
	·	Trench Isolation With Control of		
10/385,483	3/12/2003	Bird Beak	N/A	NA
· · · · · · · · · · · · · · · · · · ·		Method for Plymer Removal After		
10/376,229	3/3/2003	an Etching Process	N/A	NA
		Method for Shrinking Dimensions	· ·	
10/465,850	6/20/2003	of Photoresist	N/A	NA
	<u> </u>	Method and System for		
•		Lithography Using Phase-Change		
10/315,003	12/10/2002	Material	N/A	NA

.

1

**)

÷